




# PSA-CT PSE Conformance Test Suite

for the PSA-3000 PowerSync<sup>®</sup> Analyzer



## Product Overview

## Key Features

- Robust 802.3at (PoE+) PSE Compliance Testing
- Fully Automated Port Sequencing and Statistics
- Greater than 95% 802.3at PICS Coverage\* from 23 Tests Producing more than 70 IEEE 802.3at Test Parameters per Port
- Fully Emulates All Type-1 (PD Class 0, 1, 2, or 3) and Type-2 (PD Class 4) PD's Including LLDP-Capable PD's
- Adapts to All Prevalent PSE Signaling and Power Behaviors
- Adapts to Prevalent Composite 802.3at and Proprietary Detection Signaling Behaviors
- Configurable Waveform Trace Diagnostic Generation and Retention to 10 Waveforms per Test
- Colorful and Informative Spreadsheet Reporting with Compliance (Pass/Fail) Notations and Parameter Statistics
- Run & Sequence from PSA Interactive GUI or PowerShell PSA Command Line

**Verification, Simplified.**

## Overview

Power-over-Ethernet (PoE) challenges design and test engineers to evaluate multi-channel, “smart” DC power sources that are activated and deactivated through signaling protocols operating over several power delivery and polarity configurations. The application and management of DC power over multiple local area network connections must be completely transparent, safe, non-destructive, and non-disruptive to the traditional data transmission behaviors of those network connections and associated network equipment.

### Higher Power with 802.3at

Under the IEEE 802.3at standard, power delivered to a single Powered Device is effectively doubled to 25.5 watts. PSE’s will pack more electrical power and more processing power to manage that electrical power. Issues of safety and specification compliance are accentuated by the higher power delivery capabilities of each Ethernet Port.

### Smarter PSE’s and PD’s

In the new 802.3at realm, end-span PSE’s such as data switches and routers can use a Link Layer Discovery Protocol (LLDP) to communicate power needs and availability with a new generation of Powered Devices (PD’s). This new protocol is a core component of PSE power resource management with granularity to 0.1 watt per Ethernet port.

### Fully Automated Testing with Very High Test Coverage

The PSE Conformance Test Suite for 802.3at produces between 70 and 115 IEEE 802.3at test parameters per PSE port depending upon PSE capabilities. These parameters are measured in 23 distinct tests that may be selected and sequenced across up to 24 PSE ports at a time. The test covers over 95% of the PSE PICS (conformance check list items) in the IEEE 802.3at specification\*. The PSE Conformance Test Suite is widely used throughout the internetworking community as the industry “norm” for PSE specification compliance.

### Flexible PD and LLDP Emulation

The 802.3at standard, unlike its 802.3af predecessor, allows for a variety of PSE and PD types including higher power PD’s and LLDP-capable PSE’s and PD’s. As a result, PSE Conformance Testing now requires increased test “cases” to allow for the variety of powering configurations that can arise. The PSE Conformance Test Suite for 802.3at enables each of these test cases so as to assure full test coverage of all PSE types.

### Robust Diagnostics and Reporting

The PSE Conformance Test Suite for 802.3at can automatically sequence to a pop-up spreadsheet report with full color notations of parameter pass/fail status per port and cross-port statistics for each parameter. This report automatically adapts test limits to the test case that is sequenced. Many of the PSE Conformance Tests capture and analyze various voltage and load current “scope” traces in order to evaluate measurement parameters. These traces can be automatically posted to the display, accumulated, and retained until the end of each test for diagnostic purposes. Each trace is individually notated with a description of the trace purpose or measurement parameter.

\* For 802.3at PICS Coverage, see Sifos application note:  
[802.3at PSE PICS Coverage.pdf](#)

## *IEEE 802.3*

## *PSE’s*

**Type-1/Type-2 End-Span**

**Type-1/Type-2 Mid-Span**

**PoE/PoE+ Connectors**

**Power Injectors**

**Hybrid-Legacy PSE’s**

## *The Industry*

## *“Norm”*

**Unmatched 802.3at  
Specification Coverage**

**Widely Utilized by PSE  
Silicon and Powered  
Module Manufacturers**

## *Fully Automated One-Button Testing*

**Automatic Adaptation to  
PSE Probing  
Techniques and Hybrid-  
Legacy Probing**

**Flexibly Sequence Tests  
and Test Ports**

**Pop-Up Spreadsheet  
Reporting with  
Statistics and Limit  
Evaluation**

**Verification, Simplified.**

## PSE Conformance Tests & Parameters

### *Detection Probing and Functional Tests*

---

<b>det_v</b>	<p><b>Detection Pulse Waveform Parameters</b></p> <p>Captures and analyzes PSE detection probe voltages with both valid and slightly non-valid detection signatures.</p> <p><b>Voc</b> Peak open circuit (disconnected) detection voltage</p> <p><b>Vvalid(Max)</b> Maximum Detection Step Level with Valid Signature</p> <p><b>Vvalid(Min)</b> Minimum Detection Step Level with Valid Signature</p> <p><b>ΔVtest</b> Detection Step Magnitude</p> <p><b>Detection Slew</b> Detection step slew rate</p> <p><b>Good_Sig_Det_Pulse</b> Number of Detection Signal transitions</p> <p><b>Vbkoff</b> Minimum Voltage during detection (ALT B) backoff</p> <p><b>Non802_Step_V</b> Level of any pre-detection signals</p> <p><b>High_Sig_MaxV</b> Maximum detection voltage with high detection signature</p> <p><b>Non802_Discr?</b> Dependence upon Non-802 detection for validity. PSE's that use non-802.3 detection measurements to resolve a valid signature band will report "1".</p> <p><b>Detect Strategy</b> Reports PSE Detection as one of five known strategies including 802.3at standard, proprietary pre-detection, etc.</p>
<b>det_i</b>	<p><b>Detection Current Limiting</b></p> <p>Measures maximum current sourcing capability from a PSE during detection.</p> <p><b>Isc(Init)</b> Max detection current at minimum detection voltage</p> <p><b>Isc(Det)</b> Max detection current during detection</p>
<b>det_range</b>	<p><b>Detection Passive Acceptance Range</b></p> <p>Assesses the range of acceptable PD signatures and the reliability of valid detection given random connect timing and capacitive loading.</p> <p><b>Rgood_Max</b> Maximum accepted detection resistance signature</p> <p><b>Rgood_Min</b> Minimum accepted detection resistance signature</p> <p><b>Rmid_det</b> MAX (or MIN) detection resistance given random connections</p> <p><b>Cgood_Max</b> Maximum accepted detection capacitance signature</p> <p><b>Rbad_Cbad_Stat</b> Power-Up status given a 35Kohm (marginally high) resistive signature with the lowest Capacitive signature rejected by the PSE.</p>
<b>det_time</b>	<p><b>Detection Timing</b></p> <p>Measures detection backoff and detection probe timing parameters.</p> <p><b>Tdbo</b> Detection back-off time (between failed detections)</p> <p><b>Tdbo_eff</b> Effective back-off time for PSE's that ignore rather than disable detection measurements</p> <p><b>Tdet</b> 802.3at detection time duration</p> <p><b>Tdet_tot</b> Total detection time including pre-detection measurements</p> <p><b>Backoff_Type</b> Reports PSE Detection back-off as one of three known strategies including 802.3at standard and legacy detections</p>
<b>det_rsource</b>	<p><b>PSE Output Resistance during Detection</b></p> <p>Measures effective source resistance of PSE port during detection.</p> <p><b>Zout</b> PSE estimated output impedance during detection</p>

### *Classification Signaling and Functional Tests*

---

<b>class_v</b>	<p><b>Classification Voltages</b></p> <p>Captures and analyzes PSE classification voltage levels, focusing on only the final classification performed prior to power-up.</p> <p><b>Vclass</b> Class Pulse Average Voltage with 1 mA class signature</p> <p><b>Vclass_min</b> Class Pulse Average Voltage with 45 mA class signature</p> <p><b>Vmark</b> Mark Region Voltage with 4 mA mark signature load</p> <p><b>Vmark_min</b> Minimum Port Voltage measured over both MARK regions until power-up</p>
----------------	---

## *Classification Signaling and Functional Tests*

---

<b>class_time</b>	<p><b>Classification Timing</b></p> <p>Captures and analyzes PSE classification signal timing, focusing on only the final classification performed prior to power-up.</p> <p><b>Event_Count</b> Count of class pulses</p> <p><b>Tpdc</b> Duration of class pulse given Single-Event Classification</p> <p><b>Tcle1</b> Duration of first class pulse given 2-Event Classification</p> <p><b>Tcle2</b> Duration of second class pulse given 2-Event Classification</p> <p><b>Tme1</b> Duration of first mark interval given 2-Event Classification</p> <p><b>Tme2</b> Duration from end of second class pulse to power-up given 2-Event Classification</p>
<b>class_err</b>	<p><b>Classification Current Limiting</b></p> <p>Evaluates any current limiting applied to classification signals by PSE as well as PSE powering behaviors following overloaded or illegal classification signatures.</p> <p><b>Class_lim</b> Maximum Class Current before PSE starts to limit Class Current</p> <p><b>Vport_CL_lim</b> Power-Up response (as Port Voltage) following a current limited classification</p> <p><b>Vport_CL_err_1</b> Power-Up response (as Port Voltage) following a 55mA (invalid) classification load</p> <p><b>Mark_lim</b> Minimum Mark Current Supported during 2-event Mark Region - tested at 5.5 mA and 105 mA given 2-Event Classification</p> <p><b>Vport_CL_err_2</b> Power-Up response (as Port Voltage) following a class signature that changed from Event #1 to Event #2 (asymmetrical signature)</p>
<b>class_lldp</b>	<p><b>LLDP Protocol and Mutual Discovery Testing</b></p> <p>Assesses PSE LLDP basic protocol fields, protocol timing, and power request processing for both Type-1 and Type-2 PD's.</p> <p><b>PSE_Source_Priority</b> Bit Field for PSE Source, Priority, Reserved</p> <p><b>PSE_MDI_Pwr_Sup</b> Bit Field from legacy TLV for Port Class, MDI Power Support, MDI Power State, Pair Selection, and Reserved</p> <p><b>PSE_LLDP_Time_1</b> Time from Power-ON state until first LLDP frame received from PSE given Type-1 PD</p> <p><b>PSE_LLDP_Type_1</b> PSE Type advertised by a PSE given Class 0-3 PD signature</p> <p><b>PSE_Echo_Time_1</b> Time for PSE to echo back the PD Requested Power level</p> <p><b>PSE_Alloc_Pwr_1</b> Allocated Power in response to 8.1 W PD Request from a Class 0–3 PD</p> <p><b>PSE_Alloc_Time_1</b> Time to respond To 8.1 W PD Request with Power Allocated</p> <p><b>PD_Power_Adjust_1</b> Allocated Power in response to a Change Request from 8.1W to 13W</p> <p><b>PSE_Adjust_Time_1</b> Time to echo a PD 13 watt PD Change Request</p> <p><b>PSE_LLDP_Time_2</b> Time from Power-ON state until first LLDP frame received from PSE given Type-2 PD</p> <p><b>PSE_LLDP_Type_2</b> PSE Type advertised by PSE given Class 4 PD signature</p> <p><b>PSE_Echo_Time_2</b> Time for PSE to echo back the PD Requested Power level</p> <p><b>PSE_Alloc_Pwr_2</b> Allocated Power in response to 20.3W PD Request from a Class 4 PD</p> <p><b>PSE_Alloc_Time_2</b> Time to respond To 20.3 W PD Request with Power Allocated</p> <p><b>PD_Power_Adjust_2</b> Allocated Power in response to Change Request from 20.3W to 25.5W</p> <p><b>PSE_Adjust_Time_2</b> Time to echo a PD 25.5 watt PD Change Request</p>

## *Power-Up Processes*

---

<b>pwrup_time</b>	<p><b>Power-Up Timing Parameters</b></p> <p>Measures power-up rise time and time delay from completion of final detection until power applied.</p> <p><b>Trise</b> Rise Time from 10% to 90% of Vport</p> <p><b>Tpon</b> Time from end of detection until power-up - Tpon is measured from the final complete detection probe preceding a power-up</p>
<b>pwrup_inrush</b>	<p><b>PSE Current Limiting Behaviors During Power-Up</b></p> <p>Evaluates PSE current limiting and inrush overload tolerance parameters. Assures compliance to 802.3at figure 33-14, <math>I_{Inrush}</math> current and timing limits in the POWER_UP state.</p> <p><b>Init_Inrush</b> Maximum output current immediately after 1 msec of a severe inrush overload</p>

## Power-Up Processes

<b>Max_Inrush_c0</b>	Maximum output current in time interval from 1 to 75 msec given Class 0, 1, 2, or 3 signature
<b>Max_Inrush_c4</b>	Maximum output current in time interval from 1 to 75 msec given Class 4 signature
<b>Min_Inrush</b>	Minimum output current while current limiting in time interval from 1 to 50 msec given 30V or higher port voltage
<b>Tinrush</b>	Duration of current limiting until PSE removes power
<b>Inrush_45m</b>	Port voltage after 50msec following 45 msec current limiting inrush overload
<b>Max_Init_Inrush</b>	Maximum output current up to 1 msec given a severe inrush overload
<b>Vinrush</b>	Average Port Voltage with PSE in current limit and PSA foldback suppression applied
<b>Inrush_Strategy</b>	Indicator if PSE uses Tinrush timer or Vport to assess the completion of Inrush

## PSE Powered-On Performance and Processes

### pwrn\_v

#### Powered Port Voltage, Ripple, and Noise

Measures PSE port DC and AC voltages in response to minimum and maximum power loads.

<b>Vport_min_N</b>	Min Port voltage with 0.5 Watt and Pport_Max (PD Class) loading
<b>Vport_max_N</b>	Max Port voltage with 0.5 Watt and Pport_Max (PD Class) loading
<b>Vpp_ripple_N</b>	Peak AC Ripple with 0.5 Watt and Pport_Max (PD Class) loading
<b>Vpp_noise_N</b>	Peak AC Noise with 0.5 Watt and Pport_Max (PD Class) loading
<b>Vtrans_max_N</b>	Maximum Port Voltage measured during a 5msec load transient from 12mA to Pport_Max / Vport and back.
<b>Vtrans_min_N</b>	Minimum Port Voltage measured during a 5msec load transient from 12mA to Pport_Max / Vport and back.

### pwrn\_pwracap

#### PSE Port Power Capacity

Measures the maximum power delivery capability of a PSE port given various PD Classifications.

<b>Pcon_c0</b>	Maximum output power from PSE Port given Class 0 PD
<b>Icon_0</b>	Maximum output current from PSE Port given Class 0 PD
<b>Pcon_c1</b>	Maximum output power from PSE Port given Class 1 PD
<b>Icon_1</b>	Maximum output current from PSE Port given Class 1 PD
<b>Pcon_c2</b>	Maximum output power from PSE Port given Class 2 PD
<b>Icon_2</b>	Maximum output current from PSE Port given Class 2 PD
<b>Pcon_c3</b>	Maximum output power from PSE Port given Class 3 PD
<b>Icon_3</b>	Maximum output current from PSE Port given Class 3 PD
<b>Pcon_c4</b>	Maximum output power from PSE Port given Class 4 PD
<b>Icon_4</b>	Maximum output current from PSE Port given Class 4 PD
<b>Type-2_Enable</b>	Verifies > 450 mA continuously available at 80 msec following 2-event power-up for 2-event, Type-2 PSE's or verifies >450 mA is not available for LLDP capable Type-2 PSE's prior to negotiation

### pwrn\_maxi

#### PSE Response to Maximum Overloads

The pwrn\_maxi test evaluates PSE characteristics with respect to the POWER\_ON state PI operating current templates in Figure 33-15 of the 802.3at specification.

<b>Ilim_Peak</b>	Maximum output current tolerated by PSE in time frame of 8 to 75 msec
<b>Ilim_Min_1</b>	Minimum output current up to 50 msec with 402mA load pulse and foldback suppression applied to assure > 30VDC (Type-1 PD emulation)
<b>Tlim_1</b>	Time to port shutdown in response to 400 mA overload given Type-1 PD
<b>Vlim_1</b>	Average port voltage coincident with Tlim_1 measurement
<b>Ilim_Max_1</b>	Maximum output current from 1 to 75 msec given 700mA load pulse and foldback suppression active given a Type-1 PD
<b>Ilim_Low_V_Tol_1</b>	Measures time-to-port-foldback given a Type-1 PD with extreme overload
<b>Ktran_Io</b>	% excursion below 50V given 250usec (fast) overload transient (686 mA) given a Type-2 PSE
<b>Ilim_Min_2</b>	Minimum output current up to 50 msec with 686mA load pulse and foldback suppression applied to assure > 30VDC given Type-2 PD emulation



### *PSE Powered-On Performance and Processes*

	<b>Tlim_2</b>	Time to port shutdown in response to 684 mA overload given Type-2 PD
	<b>Vlim_2</b>	Average port voltage coincident with Tlim_2 measurement
	<b>Ilim_Max_2</b>	Maximum output current from 1 to 75 msec given 860mA load pulse and foldback suppression active given a Type-1 PD
	<b>Ilim_Low_V_Tol_2</b>	Essentially a measure of time-to-port-foldback given a Type-2 PD
<b>pwrn_overld</b>	<b>PSE Response to Maximum PD Power Transients</b>	
	The pwrn_overld test assesses powered PSE port behaviors with respect to Ipeak, the maximum power overload allowed to a PD as defined in Equation 33-4 of the 802.3at standard.	
	<b>%Ipeak_N</b>	Percent of required Ipeak current that is supported over 50msec duration where Ipeak required is defined by Equation 33-4 given a Type-N PD – maximum level verified is 125%
	<b>Vport_Ipeak_N</b>	Min Port Voltage at Ipeak transient pulse given a Type-N PD
	<b>Vport_5%DC_N</b>	Min Port Voltage over 5 seconds with a quantity of 50 msec Ipeak pulse transients separated by 1 second (5% duty cycle) given a Type-N PD

### *MPS Processes for Power Removal on PD Disconnect*

<b>mps_ac_pwrndn</b>	<b>Power Timing and Load Current Impact on AC MPS PSE's</b>	
	Evaluates power removal timing and DC load tolerance on an AC MPS PSE.	
	<b>Tmpdo</b>	Disconnect power-down timing from disconnect event
	<b>I_hold_ac</b>	Maximum DC Load Current tolerated with AC MPS Disconnect Shutdown
<b>mps_ac_vf</b>	<b>AC MPS Signaling Characteristics</b>	
	Measures AC MPS signaling characteristics during the Tmpdo interval.	
	<b>V_open</b>	Peak-Peak AC probing voltage following PD Disconnect
	<b>V_open_%Vport</b>	Peak-Peak AC probing voltage expressed as a % Vport_pse
	<b>Fp</b>	AC probing signal frequency following PD Disconnect
	<b>AC_MPS_SR</b>	AC probing signal slew rate
	<b>Isac</b>	Signal current sourced by AC MPS signal generation resource
<b>mps_ac_voff</b>	<b>AC MPS Peak Voltage Characteristics</b>	
	Measures voltage peaks following PD disconnect and power-down events given an AC MPS PSE.	
	<b>V_open1</b>	Peak port voltage found after AC MPS power removal event
	<b>Vopen_pk</b>	Peak port voltage found after the PD disconnect event over a period of one second
<b>mps_dc_valid</b>	<b>DC MPS Valid Signature Timing Characteristics</b>	
	Measures intermittent load tolerance thresholds of a DC MPS PSE.	
	<b>Tmps</b>	Minimum valid signature ACTIVE time required for DC MPS validity
	<b>Duty_Cycle_tol</b>	PSE power response to valid / invalid load cycling of 16.7% duty cycle
<b>mps_dc_pwrndn</b>	<b>Power Timing and Threshold Assessment on DC MPS PSE's</b>	
	Evaluates power removal timing and DC load requirements on a DC MPS PSE.	
	<b>I_hold</b>	Minimum current required to maintain power given DC MPS PSE
	<b>Tmpdo</b>	Disconnect power-down timing from start of invalid signature
	<b>Vopen_pk</b>	Peak port voltage found after the PD disconnect event over a period of one second

### *PSE Power-Down Characteristics*

<b>pwrndn_overld</b>	<b>PSE Response to Non-Current Limiting Overloads</b>	
	Evaluates PSE handling of non-current limiting overloads in the PSE discretionary region of the PI operating current templates in Figure 33-15 of the 802.3at specification.	
	<b>Icut_N</b>	Smallest load current causing power removal in the time frame of Tcut_Max, or less than 75 msec given a Type-N (1 or 2) PSE.
	<b>Tcut_N</b>	Time from start of transient until power removal when measuring Icut_N.
	<b>Isoft_N</b>	Non-Tcut compliant (> Tcut_Max) overload threshold current given a Type-N (1 or 2) PSE.
	<b>Tsoft_N</b>	Time to shutdown if Isoft_N is discovered.

## PSE Power-Down Characteristics

### pwrnd\_time

#### AC MPS Signaling Characteristics

Evaluates PSE disconnect discharge timing as well as output characteristics during power removal.

- Toff** Power discharge time with hypothetical 320KΩ load.
- Cout** PSE output capacitance during power discharge
- Rp** PSE shunt output resistance during power discharge

### pwrnd\_v

#### AC MPS Peak Voltage Characteristics

Measures PSE post-power-removal characteristics following an overload shutdown condition.


- Voff** IDLE state voltage between detections after overload shutdown
- Ted** Time from overload condition shutdown until a detection probe leading to a successful power-up
- Ved** Peak voltage over the Ted interval

## Configuring and Running the PSE Conformance Test Suite

The PSE Conformance Test Suite is accessed from either PSA Interactive Software (GUI) or PowerShell PSA, an extended Tc/Tk command line shell. PSA Interactive provides two menus with access to the PSE Conformance Test Suite: The **PSE Tests** menu and the **Sequencer** menu.

Within each of these menus, users declare:

- PD Emulation: Type-1 (**15.4W**) or Type-2 (**30W**)
- PD 30W Grant Type: **NONE** (Type-1 PSE), **PHY** (Type-2 2-Event PSE), or **LLDP** (Type-2 LLDP)
- PSE Disconnect Detection Method: **AC MPS** or **DC MPS**
- PSE Link Location: **End-Span** or **Mid-Span**



The **PSE Tests** menu is geared to running a single test at a time and capturing results from that test. The menu allows users to select a particular PSA test port (slot and port), then execute a test. Users may optionally select to have any and all measurement waveforms that are used by a given test captured, labeled, and displayed as the test runs.


The **PSE Tests** menu also provides access to certain other specialized testing functions that include user specified loading profiles and LLDP traces.

The **Sequencer** menu allows users to select one or more tests that are to be automatically sequenced along with the PSA test ports that will also be sequenced.

### PSA Interactive PSE Tests Menu

User's may also select one of several reporting options, the most common of which will produce a pop-up (Microsoft Excel) spreadsheet report that performs all test parameter limit checking and analysis.

Multi-Port PSE connections can rapidly be verified prior to testing from this menu and as with the PSE Tests menu, users may opt to have waveform traces produced by each test appear on screen as each test runs. Users may also choose to have the sequence terminate as soon as an error condition develops in any test on any port.



### PSA Interactive Sequencer Menu

# The PSE Conformance Test Suite Standard Report

The standard spreadsheet test report for the PSE Conformance Test Suite provides efficient feedback by clearly notating any specification compliance violations both by test parameter and by test (PSE) port. The report also accumulates minimum, maximum, and average parameter values across PSE ports so that users can spot individual port deviations and assess performance to design goals.

All test limit processing automatically adapts to the mode of PD Emulation, the type of PSE (e.g. Type-1 or Type-2), and other factors that are specified before the sequence begins.

The report includes one page with detailed explanations of each parameter type and another page that rates the "Interop" Risks of any particular combination of specification violations.

The report will automatically scaled to the number of tested PSE ports.

PSA TEST RESULTS										802.3at Conformance Report									
Test Count: 12 Loop Count: 1 PSE Tested: 8 Port Type 2 LLDP PSE										Sifos Technologies Test Mode: 30 Watt LLDP Sifos Interop Index: 0% Error Log: None									
Chassis ID: 192.168.221.141										Test Report: 4.0.25									
Test Loop: 1										Report Version: 4.0									
PSA-3000 Ports										Units									
Chassis ID	1-1	1-2	2-1	2-2	3-1	3-2	4-1	4-2	UNITS	Min	Max	Average	Low Limit	P/F	High Limit	P/F			
Test: det_v																			
Open_Circuit_Volt_V	8.25	8.75	7.82	8.4	8.38	7.9	8.07	7.9	volt	7.9	8.75	8.19625	2.8	Pass	30	Pass			
Max_Load_Volt_V	7.75	8.25	7.4	7.88	7.88	7.39	7.57	7.4	volt	7.39	8.25	7.6875	3.8	Pass	10	Pass			
Min_Load_Volt_V	3.75	4.03	3.6	3.85	3.86	3.58	3.71	3.6	volt	3.58	4.03	3.7475	2.8	Pass	9	Pass			
Det_Volt_Reg_Thresh	4	4.9	3.8	4.03	4.03	3.81	3.85	3.8	volt	3.8	4.9	4.3	1	Pass	1	Pass			
Det_Volt_Reg_Min	0.013	0.014	0.015	0.014	0.015	0.014	0.014	0.014	volt	0.013	0.015	0.014125	0	Pass	0.1	Pass			
Shut_Div_Volt_V	2	2	2	2	2	2	2	2	volt	2	2	2	0	Pass	2	Pass			
Shut_Div_Volt_Min	0.1	0.1	0.2	0.2	0.1	0.2	0.2	0.2	volt	0.1	0.2	0.1625	0	Pass	0.1	Pass			
Max_502_Step_V	0	0	0	0	0	0	0	0	volt	0	0	0	0	Pass	0.1	Pass			
ShutOff_Voltage_V	7.82	8.25	7.43	7.92	7.94	7.44	7.64	7.4	volt	7.4	8.25	7.78875	3.8	Pass	0	Pass			
Max_502_Step_2	0	0	0	0	0	0	0	0	volt	0	0	0	0	Pass	0	Pass			
Shut_Step_Volt	0	0	0	0	0	0	0	0	volt	0	0	0	0	Pass	2	Pass			
Test: det_i																			
Init_Current_I	3.18	3.12	3.22	3.22	3.16	3.22	3.18	3.22	mA	3.12	3.26	3.19625	0	Pass	4.5	Pass			
Det_Current_I	2.25	2.66	1.38	2.75	2.75	1.19	1.87	1.38	mA	1.19	2.75	2.00875	0	Pass	5	Pass			
Test: det_curr																			
Round_Max	29	29	29	29	29	29	29	29	Kohm	29	29	29.0525	29	Pass	32	Pass			
Round_Min	17	17	17	17	17	17	17	17	Kohm	17	17	17	17	Pass	19	Pass			
Round_Step	29	29	29	29	29	29	29	29	Kohm	29	29	29.0525	29	Pass	32	Pass			
Round_Max_2	0	0	0	0	0	0	0	0	ohm	0	0	0	0	Pass	10	Pass			
Round_Min_2	0	0	0	0	0	0	0	0	ohm	0	0	0	0	Pass	10	Pass			
Round_Step_2	0	0	0	0	0	0	0	0	ohm	0	0	0	0	Pass	10	Pass			
Test: det_time																			
Max_Req_Time_1000	293	293	293	293	297	301	301	297	msec	293	301	296	-1	Pass	16000	Pass			
Req_Max_Req_Time_1000	1600	1600	1800	1800	1900	1900	1900	1900	msec	1600	1900	1724.25	-1	Pass	16000	Pass			
Req_Min_Req_Time_1000	0	0	0	0	0	0	0	0	msec	0	0	0	0	Pass	20	Pass			
Detection_Time_1000	74	74	70	70	74	74	74	74	msec	70	74	72.5	0	Pass	500	Pass			
Total_Det_Time	74	74	70	70	74	74	74	74	msec	70	74	72.5	0	Pass	1000	Pass			
Test: det_voltage																			
Regulated_Volt_V	0	0	0	0	0	0	0	0	KOhm	0	0	0	0	Pass	12	Pass			
Test: class_v																			
Class_Voltage_Volt	17.3	17.8	17.5	17.7	18.2	17.7	17.4	17.8	volt	17.3	18.2	17.678	15.8	Pass	20.9	Pass			
Class_Volt_Min	17.6	17.9	17.3	18	17.6	17.2	17.3	17.1	volt	17.1	18	17.5	15.5	Pass	20.5	Pass			
Class_Volt_Max	1	1	1	1	1	1	1	1	volt	1	1	1	1	Pass	3	Pass			
Class_Volt_Min_2	15.6	15.6	17.6	15.6	15.6	15.6	15.6	15.6	volt	15.6	17.6	13.7875	6	Pass	75	Pass			
Class_Volt_Max	65	65	65	65	65	65	65	65	mA	65	65	65.75	51	Pass	100	Pass			
Class_Volt_Min_2	18.9	19.2	19.2	18.8	19.5	19.4	19.2	19.0	V	18.8	19.5	19.2125	0	Pass	20.5	Pass			
Class_Volt_Max_2	18.5	18.6	18.5	17.9	18.5	18.1	17.7	18.1	V	17.7	18.6	18.2375	0	Pass	20.5	Pass			
Test: class_i																			
PSE_Sense_Precision	0	0	0	0	0	0	0	0	ohm	0	0	0	0	Pass	0	Pass			
PSE_Min_Pwr_Sign	0	0	0	0	0	0	0	0	ohm	0	0	0	0	Pass	0	Pass			
PSE_Min_Pwr_Sign_2	20	20	33	20	30	30	20	30	ohm	20	33	21.375	0	Pass	10	Pass			
PSE_Min_Pwr_Sign_3	2	2	2	2	2	2	2	2	ohm	2	2	2	2	Pass	2	Pass			
PSE_Min_Pwr_Sign_4	1	1	1	1	1	1	1	1	ohm	1	1	1	1	Pass	1	Pass			
PSE_Min_Pwr_Sign_5	20	20	20	20	20	20	20	20	ohm	20	20	20	20	Pass	20	Pass			
PSE_Min_Pwr_Sign_6	1.5	1.1	1.5	1.5	1.5	1.5	1.5	1.5	sec	1.1	1.5	1.55	0	Pass	30	Pass			
PSE_Min_Pwr_Sign_7	25	25	25	25	25	25	25	25	sec	25	25	25	25	Pass	25	Pass			
PSE_Min_Pwr_Sign_8	1	1	1	1	1	1	1	1	sec	1	1	1.1125	0	Pass	10	Pass			
Test: pwrp_time																			
Power-On_Time_Typ	132	132	135	140	144	148	146	140	msec	132	148	143.75	18	Pass	10000	Pass			
Power-On_Time_Typ_2	456.3	328.1	328.2	328.1	328.1	335.9	335.9	436.2	msec	328.2	436.2	352.85	0	Pass	400	Fail			
Test: pwrp_interop																			
Init_Interval	420.5	431.5	426.5	417.5	419	415.5	427.5	423.875	mA	400	430	423.075	400	Pass	400	Pass			
Max_Interval	420.5	431.5	426.5	417.5	419	415.5	427.5	423.875	mA	400	430	423.075	400	Pass	450	Pass			
Min_Interval	417.5	426	427.63	418.25	416	416	416.63	416.75	mA	416	426	418.7625	400	Pass	450	Pass			
Tolerance	62.3	62.4	62.3	62.3	62.3	62.3	62.3	62.3	msec	62.1	62.4	62.3125	50	Pass	75	Pass			
Interop_Voltage	52.8	56	55.6	55.9	55.8	55.6	55.7	55.7	volt	55.6	56	55.725	50	Pass	57	Pass			
Interop_Voltage_2	50.5	51.1	50.9	50.4	50.5	50.4	50.4	50.4	volt	50.4	51.1	50.7125	50	Pass	57	Pass			
Max_Init_Interval	424	462.3	429.9	461	422.3	420.5	500.5	460.7	mA	420.5	462.3	485.0875	0	Pass	2000	Pass			
Interop_Step_Volt	0	0	0	0	0	0	0	0	volt	0	0	0	0	Pass	0	Pass			
Test: pwrp_v																			
Vpwrp_Min_V	54.9	55.1	54.8	54.9	54	54.8	54.8	55	V	54.8	55.1	54.9125	50	Pass	57	Pass			
Vpwrp_Max_V	56	56	55.8	55.8	56	55.7	55.6	55.8	V	55.6	56	55.85	50	Pass	57	Pass			
Vpwrp_Step_V	3	4	3	4	3	4	4	4	mV/step	3	4	3.375	0	Pass	400	Pass			
Vpwrp_Min_2_V	17	17	18	17	14	19	19	19	mV/step	17	18	18.075	0	Pass	200	Pass			
Vpwrp_Max_2_V	54.8	55	54.8	54.9	55	54.8	54.9	54.9	V	54.8	55	54.875	50	Pass	57	Pass			
Vpwrp_Max_3_V	56	56.1	55.8	55.9	56	55.7	55.7	55.7	V	55.7	56.1	55.9125	50	Pass	57	Pass			
Test: pwrp_pwr																			
Pwr_Min_W	35.5	35.5	35.4	35.5	34.5	34.4	34.4	34.5	watts	34.4	35.5	34.95	30	Pass	39	Pass			
Pwr_Max_W	646	646	646	646	626	627	627	626	mA	626	646	636.75	626	Pass	646	Pass			
Type-2_Enable	0	0	0	0	0	0	0	0	ohm	0	0	0	0	Pass	0	Pass			
Test: pwrp_max																			
Ilim_Max	1	1.8	1	0	0.8	0.3	4.5	4.5	mA	0	4.4	1.7375	0	Pass	1760	Pass			
Ilim_Min	687	688.8	684.5	685.5	686.8	684.5	685.3	684.3	mA	684.3	687	685.5625	683	Pass	1760	Pass			
Ilim_Min_2	49.4	49.8	49.8	49.4	49.8	49.8	49.8	49.8	msec	49.4	49.8	49.6	10	Pass	760	Pass			
Vlim	54.8	54.8	54.5	54.7	54.8	54.6	54.5	54.7	volt	54.5	54.8	54.675	50	Pass	57	Pass			
Ilim_Max_2	801.5	801.5	800.8	800	801.3	801.3	801.3	801.3	mA	800.8	801.5	801.15	0	Pass	1760	Pass			
Ilim_Min_2	51.1	51.1	51.1	51.1	51.1	51.1	51.1	51.1	mA	51.1	51.1	51.1	10	Pass	9999	Pass			
Pwrn_Lim	109.3	109.6	109	109.3	109.1	109	109.4	109.4	%	109	109.6	109.275	92.4	Pass	115	Pass			
Test: pwrp_overid																			
Stepack_2	126	126	126	126	126	126	126	126	%	126	126	126	0	Pass	126	Pass			
Vpwrp_Stepack_2	54.8	55	54.7	54.9	55	54.7	54.8	54.8	V	54.6	55	54.8	50	Pass	57	Pass			
Vpwrp_Min_2	64.8	65	64.7	64.8	65	64.7	64.7	64.8	V	64.6	65	64.875	60	Pass	67	Pass			
Test: pwrp_no_waller																			
Min_Wait_Time_Typ	10	10	10	10	10	10	10	10	msec	10	10	10	1	Pass	60	Pass			
Out_Cycle_Cnt	1	1	1	1	1	1	1	1	ohm	1	1	1	1	Pass	1	Pass			
Test: pwrp_dv																			
Min_Wait_2_Build	7	7	7																